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Abstract-In this paper, voltage sag compensation of point of 
common coupling (PCC) using a new structure of fault current 
limiter (FCL) is proposed. The proposed structure prevents 
voltage sag and phase angle jump of substation PCC after fault 
occurrence. This structure has a simple control method. Using 
semiconductor switch (IGBT or GTO) at dc current rout leads to 
fast operation of the proposed FCL and consequently, dc reactor 
value is reduced. On the other hand, the proposed structure 
reduces total harmonic distortion (THD) on load voltage and it 
has low ac losses in the normal operation. As a result, other 
feeders which are connected to the substation PCC will have good 
power quality. Analytical analysis, simulation results using 
PSCAD/EMTDC software and experimental results are presented 
to validate effectiveness of this structure. 
Index Terms─Voltage sag, fault current limiter, power quality, 
point of common coupling (PCC), semiconductor switch, THD. 
I. INTRODUCTION 
Electric power quality can be defined as the capacity of an 
electric power system to supply electric energy of a load in an 
acceptable quality. Many problems can result from poor power 
quality, especially in today's complex power systems, such as 
false operation of modern control systems. Voltage sag is an 
important power quality problem because of sensitive loads 
growth. Worldwide experience shows that short circuit faults 
are the main origin of voltage sags and therefore the loss of 
voltage quality. This problem appears especially in buses 
which are connected to radial feeders [1-6].  
The most common compensator for voltage sag is dynamic 
voltage restorer (DVR).  The basic operation of the DVR is 
based on injection a compensation voltage with required 
magnitude, phase angle and frequency in series with sensitive 
electric distribution feeder [7, 8]. 
The voltage sag during the fault is proportional to the short 
circuit current value. An effective approach to prevent 
expected voltage sag and improve the voltage quality of point 
of common coupling (PCC) is fault current limitation by means 
of a device connected at the beginning of most exposed radial 
feeders [9]. 
Superconducting fault current limiter (SFCL) structures have 
proper characteristics to control the fault current levels due to 
their variable impedance in the normal and fault conditions 
[10-13]. However, because of high technology and cost of 
superconductors, these devices are not commercially available. 
Therefore, by replacing the superconducting coil with non-
superconducting one in the FCL, it is possible to make it 
simpler and much cheaper. It is important to note that, the main 
drawback of non-superconductor is a power loss which is 
negligible in comparison with the total power, provided by 
distribution feeder [14, 15]. 
The other structures which are introduced in [4, 16, 17], 
have two numbers of thyristor switches in AC branch of diode 
bridge. When the fault occurs, after fault detection, thyristor 
switch turns off at first zero crossing and the fault current is 
limited to an acceptable value. These structures have switching 
power loss and complicated control circuit because of thyristor 
switching in the normal operation. In addition, we know that 
thyristor operation delay (turn off at first zero crossing) makes 
interruption on structure performance. So, to limit the fault 
current between fault occurrence instant and thyristors turn off 
instant, a large reactor in dc route is used. Because of voltage 
drop, harmonic distortion and power losses, this large value of 
dc reactor is unfavorable. 
In this paper a new topology of FCL is proposed for the 
voltage sag and the phase angle jump mitigation of the 
substation PCC. In section II, analytical analysis of voltage sag 
and phase angle jump is discussed. Then, in section III, the 
proposed FCL topology is introduced and its operation in a 
simplified power system is explained. In section V, the 
PSCAD/EMTDC software is applied to investigate the 
operational behavior of the proposed FCL in this power system 
and simulation results are analyzed. Experimental results are 
presented and adapted with the simulations in section VI. 
II. VOLTAGE SAG STUDY IN SIMPLIFIED POWER SYSTEM 
Fig. 1 shows single line diagram of the power system. This 
figure shows a substation with only two feeders F1 and F2. 
However, the presented analysis can be extended to any 
number of feeders, easily. The F1 supplies a sensitive load. 
With a fault in the F2, the voltage sag occurs in the substation 
PCC. 
Positive sequence equivalent circuit of such a system is 
shown in Fig. 2. To calculate the voltage sag, the simple 
voltage divider method is introduced in [18]. 
In the normal state, the voltage magnitude and its phase 
angle in the substation PCC can be expressed as follows: 
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 Fig. 1. Single line diagram of power system 
 
Fig. 2. Positive sequence equivalent circuit of the case study system in the fault 
condition 
where: 
( )PCC NV : Voltage phasor of PCC in the normal state; 
( )PCC NV : Voltage magnitude of PCC in the normal state; 
( )PCC Nϕ : Phase angle of PCC voltage in the normal state 
where, the phase angle of 
sV  is considered to be zero; 
:tZ Phasor of transformer impedance; 
:S s sZ R jX= +  Phasor of source impedance; 
:SV  Phasor of source voltage; 
( ) ( ) ( ) :K N K N K NZ R jX= +  Equivalent impedance of parallel 
feeders in the normal condition, i.e.: 
 
 1 2( ) ( ) ( )L SL LK NZ Z Z Z Z= + +  (4) 
Z : Phasor of load impedance at the F2. 
In the normal state, ( )K NZ  is greater than S tZ Z+ . So, 
the PCC voltage is almost equal to the source voltage. 
In the fault condition in the F2, the voltage and phase angle 
of substation PCC can be expressed as follows: 
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where: 
( )PCC FV : Voltage phasor of PCC during fault; 
( )PCC FV : Voltage magnitude of PCC during fault; 
( )PCC Fϕ : Phase angle of voltage of PCC during fault; 
( ) ( ) ( ) :K F K F K FZ R jX= +  Equivalent impedance of parallel 
feeders during fault, i.e.: 
 
 ( ) 1 2( ) ( )K F L SL L FZ Z Z Z Z= + +  (8) 
FZ : Fault impedance. 
In three phase fault condition (that is a balance fault.), FZ  
equals to zero approximately and according to Eq. (8), ( )K FZ  
will be small. Consequently, comparison of Eq. (2) with Eq. (6) 
and Eq. (3) with Eq. (7) show that the voltage sag and the 
phase angle jump occur in the fault interval, respectively. So, 
the sensitive load experiences worse condition. To prevent 
voltage sag and phase angle jump during fault, a proper 
solution is introducing a large limiting impedance between the 
substation PCC and the fault location. This solution is the base 
of FCL’s operation. 
III. PROPOSED FCL CONFIGURATION AND ITS OPERATION 
Fig. 3 shows the circuit topology of the proposed FCL which 
is composed of two following parts: 
1. Bridge part that includes a diode rectifier bridge, a small 
dc limiting reactor ( dcL ) (Note that, its resistance ( dcR ) 
is involved, too.), a semiconductor switch (IGBT or 
GTO), a free wheeling diode ( 5D ). 
2. Shunt branch as a compensator that consists of a resistor 
and an inductor ( sh shR j Lω+ ). 
Previously introduced structures for this application [4, 16, 
17], have used two numbers of thyristors at bridge branches 
instead of one semiconductor switch inside the bridge (dc 
current route). Therefore, firstly, they have the more 
complicated control system. Secondly, in those structures, 
because of thyristors operation delay (turn off at first zero 
crossing), dcL  has large value to limit the fault current between 
fault occurrence instant and thyristors turn off instant, properly. 
This large value of dcL  leads to considerable voltage drop on 
the FCL and the power losses including ac power losses on the 
shunt branch impedance and dc reactor power losses (if it is 
non-superconductor) in the normal condition. By using the 
semiconductor switch in the proposed structure and its fast 
operation, it is possible to choose a small value for dcL  to 
prevent sever di dt  at the beginning of fault occurrence. So, 
the voltage drop and power losses will be negligible. 
Nowadays, high rating semiconductor switches are available in 
practice. However, using self turn off switch instead of 
thyristors in the proposed structure leads to more cost [19-21]. 
From power loss point of view, in the normal condition, the 
proposed FCL has the losses on the rectifier bridge diodes, the 
semiconductor switch and Rdc. Each diode of the rectifier 
bridge is ON in half a cycle, while semiconductor switch is 
always ON. Therefore, the power losses of this FCL in the 
normal operation can be calculated as Eq. (9).  
 
 
Fig. 3. The proposed FCL topology 
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where: 
Idc : dc side current which is equal to peak of line current 
( peakI ); 
VDF : Forward voltage drop on each diode; 
VSWF : Forward voltage drop on the semiconductor switch; 
Iave. : Average of diodes current in each cycle that is equal to 
peakI pi . 
Considering Eq. (9) and the small value of dc reactor in this 
structure, total power losses of the proposed structure becomes 
a very small percentage of the feeder’s transmitted power. For 
example, by considering Table I parameters in simulation 
section, the power losses will be 0.47% of the feeder’s 
transmitted power. 
On the other hand, in the fault condition, the PCC voltage 
drops on the shunt impedance. Therefore, the line current will 
pass through the shunt resistor (Rsh). As a result, power loss on 
the Rsh depends on its value that will be discussed in design 
considerations section. Note that the fault condition is several 
cycles and it is a small time interval. 
IV. CONTROL STRATEGY 
Fig. 4 shows the control circuit of the proposed FCL. In the 
normal operation of the power system, the semiconductor 
switch is ON and the line current ( Li ) passes through “D1, dcL , 
semiconductor switch, D4” and “D3, dcL , semiconductor 
switch, D2” in positive and negative alternatives, respectively. 
So, dcL  is charged to peak of the line current and behaves as a 
short circuit. Using semiconductor devices (diodes and 
semiconductor switch) and small dc reactor, cause a negligible 
voltage drop on the FCL. 
When a fault occurs, Idc become greater than maximum 
permissible current Im and control circuit detects it and turns 
the semiconductor switch off. So, the bridge retreats from the 
feeder and the shunt impedance enters to the faulted line and 
limits the fault current. At this moment, the free wheeling 
diode discharges dcL . In fact, the free wheeling diode is used 
to provide free route for dc reactor current when the 
semiconductor switch is OFF. 
When fault is removed, while semiconductor switch is OFF, 
shunt impedance will be connected in series with the load 
impedance. Therefore, line current will be decreased, 
instantaneously. To detect this instantaneous reduction of line 
current, Li  is compared with ( fI ) that can be calculated from 
Eq.
 
(10). 
 
 
Fig. 4. Control circuit of the proposed FCL 
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When the difference of
 Li  and fI  become greater than k as 
the fault removal sign, control circuit turns the semiconductor 
switch ON. So, power system returns to the normal state. The 
value of k can be calculated from Eq (11) as follow: 
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where: 
Zsh : The shunt impedance; 
ZL,min : Minimum impedance of load on the protected feeder. 
V. DESIGN CONSIDERATIONS 
As mentioned previously, dcL  is placed in series with the 
semiconductor switch to protect it against severe di dt  at the 
beginning of fault occurrence. So, its value can be chosen 
considering current characteristic of the semiconductor switch. 
For designing shunt branch parameters, it is possible to 
consider following conditions. In the ideal case, shunt branch 
impedance is equal to load impedance. In this condition, when 
a fault happens in the protected feeder, the voltage sag at the 
PCC will be zero. However, it is difficult to equate these 
impedances exactly because of load variation on distribution 
feeders. So, it is difficult to estimate the best value for shL  and 
shR . From practical point of view, parameters of shunt branch 
can be determined by using the history of load measurements 
at the protected feeder. It is obvious that feeder’s power and 
consequently its current change. For calculation of shL  and 
shR  values, average impedance of the protected feeder is 
calculated. So, shL  and shR are chosen equal to its inductance 
and resistance. 
From practical point of view, Fig 5(a) and Fig. 5(b) are 
considered. Fig. 5(a) shows the magnitude of PCC voltage. The 
horizontal axis of this figure shows the magnitude of load 
impedance in per-unit where the base value is its impedance of 
ideal case. The dashed line shows the existence of ideal case. 
The ratio of reactance to resistance of shunt branch is kept 
constant in this figure. The parameter of this figure is the 
magnitude of source impedance. This figure shows that for a 
wide range of load magnitude variations (0.5 to 2 p.u. with 
fixed shunt branch impedance), the voltage magnitude of PCC 
for post-fault condition changes in an acceptable range 
especially for low values of SZ . 
Fig. 5(b) shows the phase angle deviation of the PCC from 
its base value that is the phase angle deviation of pre-fault PCC 
voltage. The horizontal axis of this figure is the ratio of 
reactance to resistance of shunt branch in per-unit where the 
base value is obtained from ideal condition. This figure shows 
that it is possible to decrease the resistance of shunt branch 
(without changing the magnitude of its impedance) in a wide 
range without any considerable phase angle jump during fault. 
Decreasing shR  decreases the power loss of shunt branch 
during short circuit interval. So, its design becomes simpler. 
 (a) 
 
(b) 
Fig. 5. (a) Voltage magnitude and (b) Phase angle deviation of the PCC 
when shunt branch impedance is not equal to the protected feeder load 
impedance (non-ideal case). 
VI. SIMULATION RESULTS AND EFFECT OF THE PROPOSED FCL 
ON VOLTAGE SAG AND PHASE ANGLE JUMP 
With a balanced fault at the F2 in Fig. 1, without using the 
FCL, the PCC voltage drops, severely. When the FCL is 
installed in the F2, not only reduces the fault current, but also 
restores the non-faulted feeder voltage to the normal level. So, 
the FCL improves the voltage quality and the reliability of the 
supply network. In this section, analytical analysis of the 
proposed FCL and simulation results are presented. System 
parameters are as Table I. These simulations are obtained using 
the PSCAD/EMTDC software. In addition, considering section 
IV, to show the practical condition, the values of shunt branch 
parameters ( shR , shL ) are the non-ideal case. 
 
Table I. System parameters 
Power source 20kV, 50Hz, X/R ratio: 5 Total Impedance: 1.608 Ω Source Side Data 
Transformer 20 kV/6.6 kV, 10 MVA, 0.1 pu 
Feeder F1 j0.314 Ω Distribution 
feeders data Feeder F2 j0.157 Ω 
dc side 
dcL = 0.01 H, dcR = 0.03 Ω 
3 , 3 , 0.6DF SWF mV V V V I kA= = =  
Switch type: IGBT 
FCL data 
Shunt branch shL = 0.08 H, shR = 5 Ω 
Sensitive load 10+ j15.7 Ω 
Load data 
Load of F2 15+ j31.4 Ω 
As shown in Fig. 6, in the fault condition (fault occurs at 
0 1t s= ), the PCC voltage and power transfer to the sensitive 
load drop without the FCL. Considering this figure, it shows 
that zero crossing of the PCC voltage changes before and after 
fault. With placing the proposed FCL in outset of the F2, when 
the fault happens, the proposed FCL inserts large impedance 
into the faulted line and prevents the voltage sag and phase 
angle jump at the substation PCC. Fig. 7 shows the PCC 
voltage and sensitive load single phase power in this condition. 
In the first moments of fault, slight distortion appears in the 
PCC voltage waveform caused by the semiconductor switch 
operation and inserting the shunt impedance into the faulted 
line. After that, the PCC voltage sag and phase angle jump will 
be in an acceptable range that is discussed in section IV in 
detail. The power of the sensitive load in this interval has not 
any considerable change. 
In comparison with operation of the structures introduced in 
[4], [16] and [17], using the semiconductor switch at dc current 
route in the proposed FCL instead of thyristors at bridge 
branches, leads to mitigation of sag and distortion in the PCC 
voltage after fault occurrence (Fig. 8). As shown in simulation 
results, the proposed FCL can resolve voltage sag and phase 
angle jump problem properly. 
Fig. 9 shows the voltage drop on the proposed FCL during 
fault. This voltage drop causes that the PCC voltage does not 
change (considering Fig. 7(a)).  
Fig. 10 shows the line current of F2, dc reactor and shunt 
impedance current ( ( )Li t , ( )dci t  and ( )shi t  respectively). As 
shown in Fig. 10(b), between fault occurrence instant ( 0t ) and 
line current rising to its normal condition’s peak instant ( 1t ), 
the dc reactor current does not change. From instant 1t  to 2t  
(semiconductor switch operation instant), the dc reactor 
charges according to differential Eq. (12). 
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where: 
( )dci tω : dc reactor current between 1t  to 2t ; 
sin( )PCC PV V tω= . 
Solution of Eq. (13) leads to: 
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Fig. 6. (a) PCC voltage and (b) Single phase instantaneous power of the 
sensitive load without FCL 
 
-10
-8
-6
-4
-2
0
2
4
6
8
10
0.96 1.01 1.06 1.11 1.16 1.21 1.26
Time (s)
Vo
lta
ge
 
(kV
)
 
(a) 
 
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
0.96 1.01 1.06 1.11 1.16 1.21 1.26
Time (s)
Po
w
er
 
(M
W
)
 
(b) 
 
Fig. 7. (a) PCC voltage and (b) Single phase instantaneous power of the 
sensitive load with the proposed FCL 
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Fig. 8. (a) PCC voltage and (b) Single phase instantaneous power of the 
sensitive load waveforms with semiconductor switch in the proposed FCL and 
thyristor switches in previously structures 
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Fig. 9. Voltage drop on the proposed FCL during fault 
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Fig. 10. (a) Line, dc reactor and shunt impedance currents and (b) enlarged 
view 
 
In addition, at this interval, voltage across the proposed FCL 
increases shunt impedance current. Differential equation of this 
current is expressed by Eq. (15): 
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Note that the time interval between 1t  to 2t  is some 
milliseconds. 
Semiconductor switch control strategy is based on maximum 
permissible fault current, mI . Between 1t  to 2t , line current 
( ( )Li tω ) equals to ( )dci tω  plus ( )shi tω  (Fig. 10(b)). When 
semiconductor switch current exceeds mI , control system of its 
turns it off. In Eq. (13), if ( )dci tω  is equal to mI , 
semiconductor switch operation instant ( 2t ) can be calculated. 
After 2t , the diode bridge retreats and the shunt impedance 
limits the fault current. Until fault clearance instant and turning 
on the semiconductor switch, the line current follows Eq. (16). 
In addition, at this interval, ( )dci tω  is discharged by 5D  as 
following equation: 
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As a result: 
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It is important to note that Eq. (16) is composed of two parts, 
exponential and sinusoidal. The Exponential part causes a 
transient in the line current (as shown in Fig. 10(a)) that 
duration of this transient depends on time constant of the shunt 
impedance ( sh shL R ). 
VII. EXPERIMENTAL SETUP 
To show effectiveness of the proposed FCL, an experimental 
setup is provided and its results are shown in this section. 
Table II shows parameters of the experimental study. 
Fig. 11 shows the PCC voltage in a balanced fault condition 
by using the proposed FCL. This figure is in agreement with 
Fig. 7(a). It is obvious that the proposed FCL prevents the 
voltage sag with negligible distortion only because of 
semiconductor switch operation. In addition, the phase angle 
jump on the PCC voltage is mitigated, too  
The voltage drop on the FCL is shown in Fig. 12. It is 
obvious that this figure follows Fig. 9. Fig. 13(a) and 13(b) 
show the line current of the F2 and the shunt impedance 
current, respectively. In general, the experimental setup 
validates the simulation results and shows that the proposed 
FCL has acceptable capabilities for the voltage quality 
improvement and the current limiting aims. 
 
Table II. Experimental setup parameters 
Power source 100V peak, 50Hz, 0.5 Ω 
Source Side Data 
Transformer 100V/100V, 5kVA, 0.1 pu 
Feeder F1 j0.2 Ω Distribution 
feeders data Feeder F2 j0.2 Ω 
dc side 
dcL = 0.01 H, dcR = 0.03 Ω 
1 , 2.5DF mV V I A= =  
IGBT: 600V, 40A at 
100T C=  , 2.5SWV V<  
FCL data 
Shunt branch shL = 0.1 H, shR = 30 Ω 
Sensitive load 30+ j47 Ω 
Load data 
Load of F2 30+ j47 Ω 
 
Fig. 11. The PCC voltage with the proposed structure  
(Volt/div.: 50V, Time/div.: 10ms) 
 
Fig. 12. The voltage drop on the proposed FCL during Fault 
(Volt/div.: 50V, Time/div.: 25ms) 
 
(a) 
 
(b) 
Fig. 13. (a) Line current of the F2, (b) Shunt impedance current (Current/div.: 
2A, Time/div.: 25ms) 
VIII. HARMONIC STUDY 
As mentioned above, because of using the diodes, the 
semiconductor switch and the small dc reactor, there is a 
voltage drop on the FCL. This voltage drop causes harmonic 
distortion on load voltage and power losses in shunt branch in 
normal condition. 
Using dc voltage source in the proposed structure, Fig. 14, 
compensates voltage drop on the power electronic devices and 
the small dc reactor resistance. So, it reduces total harmonic 
distortion (THD) of voltage waveform [14, 22, and 23]. Its 
magnitude can be achieved by Eq. (20) as follow: 
 
 2dc dc dc DF SWFV R I V V= + +  (20) 
 
Where, SWFV  and DFV  stand for the voltage drops across the 
semiconductor switch and each diode, respectively. dcI  is the 
current of dc route that is equal to the peak of line current in 
the normal condition. It is important to note that the dc voltage 
source can be simply provided by a rectifier [14, 15]. 
Fig. 15 shows load voltage in the normal operation of the 
power system with and without the dc voltage source and Fig. 
16 shows frequency spectrum of the load voltage. By using the 
dc voltage source, the distortions of voltage waveform 
decreases to lower values in the normal condition, as shown in 
Fig. 14 and Fig. 16. THD of the load voltage in case of the 
proposed FCL without and with the dc voltage source are 
2.789% and 0.117%, respectively. 
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Fig. 14. The proposed FCL topology with dc voltage source 
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Fig. 15. The load voltage in the normal operation of the power system with and 
without the dc voltage source 
 
Frequency spectrum without dc voltage  
0
0.2
0.4
0.6
0.8
1
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Harmonic order
M
ag
n
itu
de
 
o
f h
ar
m
o
n
ic
 
(kV
)
6.17867kV
 
Frequency spectrum with dc voltage
0
0.2
0.4
0.6
0.8
1
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
Harmonic order
M
ag
n
itu
de
 
o
f h
ar
m
o
n
ic
 
(kV
)
6.40042kV
 
Fig. 16. Frequency spectrum of the load voltage 
IX. CONCLUSION 
In this paper, the proposed FCL structure is introduced. 
Voltage sag compensation, phase angle jump mitigation and 
fault current limiting operation due to the control method were 
analyzed. The computer simulation using the PSCAD/EMTDC 
software and the experimental study are presented to validate 
results of the analytical analysis. The proposed FCL is capable 
of mitigating voltage sag and phase angle jump to acceptable 
levels. Because of using the semiconductor switch in dc current 
path instead of two numbers of thyristor at the bridge branches, 
the proposed FCL has high speed and consequently, dc reactor 
value is reduced to lower value. Note that the control system of 
this structure is simpler than previous ones. In addition, the dc 
voltage source placed in the proposed FCL structure reduces its 
THD and ac losses in the normal operation. In general, this 
type of FCL with the simple control circuit and low cost is 
useful for the voltage quality improvement because of voltage 
sag and phase angle jump mitigating and low harmonic 
distortion in distribution systems. 
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